Ex-mathematician, ex-sysadm, ex-dictator of Labitat, Still digging for deeper understanding.
URLs for Emil Renner Berthing
No URLs found.
Events for Emil Renner Berthing
RISC-V is an instruction set. That is a specification of the basic instructions a CPU can perform, eg. what your C-compiler emits. But unlike the ARM instruction set,used by your phone or tablet, or the x86 instruction set, used by your computer and server RISC-V is free and open. That is you're free to download the specification from riscv.org, build your own CPU and even share your work like many have already done. There is already upstream sup… Read more
- Monday, Aug 17th, 2020, 11:00 (CEST) - Monday, Aug 17th, 2020, 14:00 (CEST)